Your responsibilities, Generation and Verification of Verilog behavioral models for IPs like PLLs/SerDes etc., Verification and/or Design of RTL blocks, Development of scripting infrastructure and verification methodology, Supporting..
2024-03-23 00:40:04